Please use this identifier to cite or link to this item:
http://hdl.handle.net/10263/6214
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Chattopadhyay, Nirmalya | - |
dc.date.accessioned | 2016-06-30T20:58:25Z | - |
dc.date.available | 2016-06-30T20:58:25Z | - |
dc.date.issued | 1997 | - |
dc.identifier.citation | 43p. | en_US |
dc.identifier.uri | http://hdl.handle.net/10263/6214 | - |
dc.description | Dissertation under the supervision of Dr. Subhas C. Nandy | en_US |
dc.language.iso | en | en_US |
dc.publisher | Indian Statistical Institute, Kolkata | en_US |
dc.relation.ispartofseries | Dissertation;97-41 | - |
dc.subject | VLSI floorplan | en_US |
dc.subject | Staircase channel | en_US |
dc.subject | Crossing nets | en_US |
dc.subject | Algorithms | en_US |
dc.title | Floorplan equipartitioning using staircase channel minimizing the crossing nets | en_US |
dc.type | Thesis | en_US |
Appears in Collections: | Dissertations - M Tech (CS) |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
DISS-41.PDF | Dissertation is the original PDF | 668.77 kB | Adobe PDF | View/Open |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.