1. DSpace at Indian Statistical Institute
  2. Dissertation and Thesis
  3. Dissertations - M Tech (CS)
Please use this identifier to cite or link to this item: http://hdl.handle.net/10263/6226
Title: Design and implementation of a redundant radix-4 coprocessor with binary interface
Authors: Bhattacharjee, Subhasis
Keywords: Redundant radix-4
Binary number system
Arithmetic operations
Logical operations
FPGA modules
Issue Date: 1998
Publisher: Indian Statistical Institute, Kolkata
Citation: 33p.
Series/Report no.: Dissertation;98-53
Description: Dissertation under the supervision of Prof. B.P. Sinha, ACM Unit
URI: http://hdl.handle.net/10263/6226
Appears in Collections:Dissertations - M Tech (CS)

Files in This Item:
File Description SizeFormat 
DISS-53.PDFDissertation is the original PDF483.8 kBAdobe PDFView/Open
Show full item record


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.