Please use this identifier to cite or link to this item: http://hdl.handle.net/10263/6385
Full metadata record
DC FieldValueLanguage
dc.contributor.authorChakraborty, Chiranjit-
dc.date.accessioned2016-07-08T15:29:41Z-
dc.date.available2016-07-08T15:29:41Z-
dc.date.issued2009-
dc.identifier.citation50p.en_US
dc.identifier.urihttp://hdl.handle.net/10263/6385-
dc.descriptionDissertation under the supervision of Prof. Susmita Sur-Koleyen_US
dc.language.isoenen_US
dc.publisherIndian Statistical Institute, Kolkataen_US
dc.relation.ispartofseriesDissertation;2009-227-
dc.subjectVLSIen_US
dc.subjectFPGAen_US
dc.subjectFloor planningen_US
dc.titleMulti-layer floorplanning for partial reconfiguration of FPGA devicesen_US
dc.typeThesisen_US
Appears in Collections:Dissertations - M Tech (CS)

Files in This Item:
File Description SizeFormat 
Diss-227.pdfDissertation is the original PDF1.43 MBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.