Scan path architecture for low power testing

dc.contributor.authorSrivastava, Praveen
dc.date.accessioned2016-07-04T20:38:20Z
dc.date.available2016-07-04T20:38:20Z
dc.date.issued2004
dc.descriptionDissertation under the supervision of Prof. Bhargab B. Bhattacharyaen_US
dc.identifier.citation35p.en_US
dc.identifier.urihttp://hdl.handle.net/10263/6292
dc.language.isoenen_US
dc.publisherIndian Statistical Institute, Kolkataen_US
dc.relation.ispartofseriesDissertation;2004-122
dc.subjectScan designen_US
dc.subjectScan architectureen_US
dc.subjectDTSen_US
dc.subjectLow power testingen_US
dc.titleScan path architecture for low power testingen_US
dc.typeThesisen_US

Files

Original bundle

Now showing 1 - 1 of 1
No Thumbnail Available
Name:
DISS-122.PDF
Size:
5.34 MB
Format:
Adobe Portable Document Format
Description:
Dissertation is the original PDF

License bundle

Now showing 1 - 1 of 1
No Thumbnail Available
Name:
license.txt
Size:
1.71 KB
Format:
Item-specific license agreed upon to submission
Description: