Redundant radix-4 coprocessor architecture implementation

dc.contributor.authorSwamy, Dhoss P
dc.date.accessioned2016-07-01T19:12:17Z
dc.date.available2016-07-01T19:12:17Z
dc.date.issued1999
dc.descriptionDissertation under the supervision of Dr. B.P. Sinhaen_US
dc.identifier.citation33p.en_US
dc.identifier.urihttp://hdl.handle.net/10263/6238
dc.language.isoenen_US
dc.publisherIndian Statistical Institute, Kolkataen_US
dc.relation.ispartofseriesDissertation;99-66
dc.subjectCoprocessorsen_US
dc.subjectRedundant radix-4en_US
dc.subjectArchitecture of RR-4en_US
dc.titleRedundant radix-4 coprocessor architecture implementationen_US
dc.typeThesisen_US

Files

Original bundle

Now showing 1 - 1 of 1
No Thumbnail Available
Name:
DISS-66.PDF
Size:
555.06 KB
Format:
Adobe Portable Document Format
Description:
Dissertation is the original PDF

License bundle

Now showing 1 - 1 of 1
No Thumbnail Available
Name:
license.txt
Size:
1.71 KB
Format:
Item-specific license agreed upon to submission
Description: