Pal, A2014-06-132014-06-131983IEE Proceedings, V.130. No.1, P 32-36http://hdl.handle.net/10263/5918enLogic designDigital summationAlgorithmsSystemLogic design using digital summarion threshold-logic gatesArticle