Nayagam N, Gomathi2016-06-302016-06-30199665p.http://hdl.handle.net/10263/6199Dissertation under the supervision of Dr. Bhargab BhattacharyaenVLSI design cycleCircuit designLogic synthesisTesting and simulation involved in the circuit designThesis