De, MallikaSinha, Bhabani P2012-06-142012-06-141994IEEE transaction of computors,V43,P603-607http://hdl.handle.net/10263/4373enBalanced ternary logicColoum compressionTernary multiplicationSystolic architectureFast Parallel algorithm for ternary multiplication using multivariate I L technologyArticle