Design and implementation of a redundant radix-4 coprocessor with binary interface
No Thumbnail Available
Files
Date
1998
Authors
Journal Title
Journal ISSN
Volume Title
Publisher
Indian Statistical Institute, Kolkata
Abstract
Description
Dissertation under the supervision of Prof. B.P. Sinha, ACM Unit
Keywords
Redundant radix-4, Binary number system, Arithmetic operations, Logical operations, FPGA modules
Citation
33p.
