Design and implementation of a redundant radix-4 coprocessor with binary interface

dc.contributor.authorBhattacharjee, Subhasis
dc.date.accessioned2016-07-01T15:44:26Z
dc.date.available2016-07-01T15:44:26Z
dc.date.issued1998
dc.descriptionDissertation under the supervision of Prof. B.P. Sinha, ACM Uniten_US
dc.identifier.citation33p.en_US
dc.identifier.urihttp://hdl.handle.net/10263/6226
dc.language.isoenen_US
dc.publisherIndian Statistical Institute, Kolkataen_US
dc.relation.ispartofseriesDissertation;98-53
dc.subjectRedundant radix-4en_US
dc.subjectBinary number systemen_US
dc.subjectArithmetic operationsen_US
dc.subjectLogical operationsen_US
dc.subjectFPGA modulesen_US
dc.titleDesign and implementation of a redundant radix-4 coprocessor with binary interfaceen_US
dc.typeThesisen_US

Files

Original bundle

Now showing 1 - 1 of 1
No Thumbnail Available
Name:
DISS-53.PDF
Size:
483.8 KB
Format:
Adobe Portable Document Format
Description:
Dissertation is the original PDF

License bundle

Now showing 1 - 1 of 1
No Thumbnail Available
Name:
license.txt
Size:
1.71 KB
Format:
Item-specific license agreed upon to submission
Description: